

# MIPS-Lite Verilog Model

## EE282 Programming Assignment #1

Due: 18 October, 2001

### 1.0 Overview

The purpose of this assignment is to familiarize you with Verilog, the MIPS-Lite instruction set architecture, and the MIPS-Lite model. You will be given several test programs and a Verilog model of a MIPS-Lite processor, into which several bugs have been introduced. The first part of the assignment is to fix several (less than 10) bugs in the Verilog model so that the test programs run correctly. The second part of the assignment is to modify the Verilog model so that instructions execute only the stages that they require. Specifically, Branch and Jump instructions should complete in 3 cycles; and, ALU, Store and Jump&Link instructions should complete in 4 cycles.

In general, since NOPs can be implemented in a variety of ways on real machines, you should not explicitly check for NOPs and instead treat them as normal instructions. For example, a NOP is typically represented in MIPS-Lite as `sll r0, r0, 0`. You should treat this as an ALU instruction which completes in 4 cycles. DO NOT remove the writeback stage for writes to `r0`.

Make sure to check the FAQs in the class homepage regularly for extra information. The assignment is to be done in groups of two or three people. If you have trouble getting the Verilog simulator to work, see one of the TAs.

### 2.0 What to turn in

Rather than physically hand in a hardcopy of your modified Verilog model, you will be asked to electronically submit your code and a README file. Exact details on how to electronically submit your assignment will be given to you later. The README file should contain a brief description of bug fixes and modifications that you made to the Verilog model.

### 3.0 Details

#### 3.1 Setup

Before doing anything else, add `source /usr/class/ee282/setup` to your `.login` file. You need to either relogin or execute `"source ~/.login"` to activate changes made to `.login` file.

The files needed for this programming assignment are located in `/usr/class/ee282/proj1`.

In this directory there are two subdirectories: `testcode`, which contains sample test programs and `verilog`, which contains the MIPS-Lite verilog model.

Create your own directory and copy all of the files and the directory structure into it by typing

```
cp -r /usr/class/ee282/proj1 .
```

#### 3.2 Compiling Test Programs

Log onto one of the Sun machines. Go to `testcode` directory under `proj1` that you have created. In this directory there are several sample test programs as well as two scripts which compile the test programs for you.

##### 3.2.1 Compiling MIPS assembly test programs

To compile a MIPS assembly program like `add.s`, type `compile282 add.s` from the `testcode` directory. The `compile282` script will generate the following files:

add.dis – the disassembled object code produced by the assembler  
add.data – the user program data\_segment used by the verilog model  
add.text – the user program text\_segment used by the verilog model

Finally, run "useprogram add" to copy the data and text files into the verilog directory.

Remember to put a jr r31 instruction at the end of your assembly program so that the simulation will terminate correctly. When in doubt, follow the examples provided in the testcode directory.

It is currently not possible to compile "C" files using compile282. We will let you know if we are able to add this feature. However, the files obtained on compiling bubble.c (namely bubble.dis, bubble.data and bubble.text) are available in the testcode directory.

### 3.3 Running the verilog MIPS–Light model

Verilog is licensed to run on only some of the elaines in Sweet Hall. Since someone else will often be sitting in front of the machines running verilog, you may have to run verilog remotely. To do this type

```
xhost +
```

on your current machine, then rlogin to an elaine that runs verilog and in the terminal window type

```
setenv DISPLAY <yourmachine>:0.0
```

To run the verilog model, change to the verilog directory and type

```
verilog -f master
```

This will compile all of the verilog source files for the MIPS–Light model. There are also three command line arguments which allow you to use other verilog features:

+waves – use the graphical waves display

+regs – use the graphical register display

+output – dump the final contents of memory to a file called memory.core

You can use any combination of these options. Try using all three!

```
verilog -f master +waves +regs +output
```

Once verilog has started up, type `·<return>` ; this will run the most recently compiled program. By clicking on the buttons of the graphical register display, it is possible to step through the execution of the program. You can see what is happening during every cycle and look at the values in all the registers. To exit verilog, type `<Ctrl>D`

## 4.0 MIPS–Light Debugging Utilities

For this assignment we have added several debugging utilities to the verilog model. These are commands that can be typed at the verilog prompt to enable features or print information to the screen. The following utilities are provided.

Name	Description
'help	Help. Prints this list of utility descriptions
'por	Power–On Reset
'ss	Toggles single step
'it	Toggles instruction stream trace
'waves	Start the waves display
'regs	Start the register display
'output	Dumps memory to memory.core
'rfd	Dumps the register file
'break = #;	Sets a breakpoint in the code
'start = #;	Sets the start address for 'dismem and 'dumpmem
'num = #;	Sets the number of words to dump for 'dismem and 'dumpmem
'dismem	Disassembles 'num' words starting at address 'start'
'dumpmem	Dumps 'num' words starting at address 'start'

When you want to rerun a program type 'por at the verilog command line. This will reinitialize memory and restart the program.

To single step through cycles, type 'ss. To turn single stepping off, type 'ss again. 'it toggles the instruction trace on and off similarly to the 'ss command.

The 'waves, 'regs, and 'output perform the same function as the +waves, +regs, and +output options except that they may be called after verilog is already running.

With the 'break command you can set breakpoints in the code. That is if you want the program to stop when it reaches the instruction at 0x100, then type 'break = 'h100; at the verilog prompt before running the program.

With the last four commands, you can also dump any portion of memory. Say for example you wanted to dump the array in bubble which starts at location 0x50. You would type the following sequence:

```
'start = 'h50;  
'num = 6;  
'dumpmem;
```


This will dump six words starting at location 0x50. If you use the 'dismem routine, it will also disassemble memory.

If you ever forget one of the routines, simply type 'help at the verilog command line.

## 5.0 MIPS-Light Instruction Set Summary

The MIPS-Light ISA is a stripped down version of the MIPS R2000 ISA which is very close to the DLX ISA that is described in the textbook. The main difference between MIPS-Light ISA and DLX ISA concerns the branch instructions. MIPS-Light allows branches that have equal and not-equal comparisons between any two registers. When one of the registers is R0, the branch instruction is equivalent to a BEQZ or a BNEZ instruction in DLX.

### 5.0.1 Instruction Formats



In addition to the standard R2000 formats shown above, the MIPS-lite instruction set also has an additional format for the BLTZ and BGEZ instructions.

Bit:	31	25	20	15
Field:	REGIMM	rs	sub	offset

### 5.0.2 Load and Store Instructions

Instruction	Format and Description	op   base   rt   offset			
		Load Word	<i>LW rt,offset(base)</i> Sign-extend 16-bit <i>offset</i> and add to contents of register <i>base</i> to form address. Load contents of addressed word into register <i>rt</i> .		
Store Word	<i>SW rt,offset(base)</i> Sign-extend 16-bit <i>offset</i> and add to contents of register <i>base</i> to form address. Store the contents of register <i>rt</i> at addressed location.				

### 5.0.3 ALU Instructions




Instruction	Format and Description	op   rs   rt   immediate			
		ADD Immediate	<i>ADDI rt,rs,immediate</i> Add 16-bit sign-extended <i>immediate</i> to register <i>rs</i> and place the 32-bit result in register <i>rt</i> . Trap on 2's-complement overflow.		
ADD Immediate Unsigned	<i>ADDIU rt,rs,immediate</i> Add 16-bit sign-extended <i>immediate</i> to register <i>rs</i> and place the 32-bit result in register <i>rt</i> . Do not trap on overflow.				
Set on Less Than Immediate	<i>SLTI rt,rs,immediate</i> Compare 16-bit sign-extended <i>immediate</i> with register <i>rs</i> as signed 32-bit integers. Result = 1 if <i>rs</i> is less than <i>immediate</i> ; otherwise result = 0. Place result in register <i>rt</i> .				
Set on Less Than Immediate Unsigned	<i>SLTIU rt,rs,immediate</i> Compare 16-bit sign-extended <i>immediate</i> with register <i>rs</i> as unsigned 32-bit integers. Result = 1 if <i>rs</i> is less than <i>immediate</i> ; otherwise result = 0. Place result in register <i>rt</i> .				
AND Immediate	<i>ANDI rt,rs,immediate</i> Zero-extend 16-bit <i>immediate</i> , AND with contents of register <i>rs</i> and place the result in register <i>rt</i> .				
OR Immediate	<i>ORI rt,rs,immediate</i> Zero-extend 16-bit <i>immediate</i> , OR with contents of register <i>rs</i> and place the result in register <i>rt</i> .				
Exclusive OR Immediate	<i>XORI rt,rs,immediate</i> Zero-extend 16-bit <i>immediate</i> , exclusive OR with contents of register <i>rs</i> and place the result in register <i>rt</i> .				
Load Upper Immediate	<i>LUI rt,immediate</i> Shift 16-bit <i>immediate</i> left 16 bits. Set least significant 16 bits of word to zeros. Store the result in register <i>rt</i> .				

Instruction	Format and Description	op	rs	rt	rd	sa	function
Shift Left Logical	<i>SLL rd,rt,sa</i> Shift the contents of register <i>rt</i> left by <i>sa</i> bits, inserting zeros into the low order bits. Place the 32-bit result in register <i>rd</i> .						
Shift Right Logical	<i>SRL rd,rt,sa</i> Shift the contents of register <i>rt</i> right by <i>sa</i> bits, inserting zeros into the high order bits. Place the 32-bit result in register <i>rd</i> .						
Shift Right Arithmetic	<i>SRA rd,rt,sa</i> Shift the contents of register <i>rt</i> right by <i>sa</i> bits, sign-extending the high order bits. Place the 32-bit result in register <i>rd</i> .						
Shift Left Logical Variable	<i>SLLV rd,rt,rs</i> Shift the contents of register <i>rt</i> left. The low order 5 bits of register <i>rs</i> specify the number of bits to shift left; insert zeros into the low order bits of <i>rt</i> and place the 32-bit result in register <i>rd</i> .						
Shift Right Logical Variable	<i>SRLV rd,rt,rs</i> Shift the contents of register <i>rt</i> right. The low order 5 bits of register <i>rs</i> specify the number of bits to shift right; insert zeros into the high order bits of <i>rt</i> and place the 32-bit result in register <i>rd</i> .						
Shift Right Arithmetic Variable	<i>SRAV rd,rt,rs</i> Shift the contents of register <i>rt</i> right. The low order 5 bits of register <i>rs</i> specify the number of bits to shift right; sign-extend the high order bits of <i>rt</i> and place the 32-bit result in register <i>rd</i> .						

Subtract Unsigned	<i>SUBU rd,rs,rt</i> Subtract contents of registers <i>rt</i> from <i>rs</i> and place the 32-bit result in register <i>rd</i> . Do not trap on overflow.
Set on Less Than	<i>SLT rd,rs,rt</i> Compare contents of register <i>rt</i> to register <i>rs</i> as signed 32-bit integers. Result = 1 if <i>rs</i> is less than <i>rt</i> ; otherwise result = 0.
Set on Less Than Unsigned	<i>SLTU rd,rs,rt</i> Compare contents of register <i>rt</i> to register <i>rs</i> as unsigned 32-bit integers. Result = 1 if <i>rs</i> is less than <i>rt</i> ; otherwise result = 0.
AND	<i>AND rd,rs,rt</i> Bitwise AND the contents of registers <i>rs</i> and <i>rt</i> , and place the result in register <i>rd</i> .
OR	<i>OR rd,rs,rt</i> Bitwise OR the contents of registers <i>rs</i> and <i>rt</i> , and place the result in register <i>rd</i> .
Exclusive OR	<i>XOR rd,rs,rt</i> Bitwise exclusive OR the contents of registers <i>rs</i> and <i>rt</i> , and place the result in register <i>rd</i> .
NOR	<i>NOR rd,rs,rt</i> Bitwise NOR the contents of registers <i>rs</i> and <i>rt</i> , and place the result in register <i>rd</i> .

## 5.0.4 Jump and Branch Instructions

Note: correct format is *JALR rd, rs*.

Instruction	Format and Description
Branch on Equal	<i>BEQ rs,rt,offset</i> Branch to target address if register <i>rs</i> is equal to register <i>rt</i> . 
Branch on Not Equal	<i>BNE rs,rt,offset</i> Branch to target address if register <i>rs</i> is not equal to register <i>rt</i> .
Branch on Less than or Equal Zero	<i>BLEZ rs,offset</i> Branch to target address if register <i>rs</i> is less than or equal to zero.
Branch on Greater Than Zero	<i>BGTZ rs,offset</i> Branch to target address if register <i>rs</i> is greater than zero.
Branch on Less Than Zero	<i>BLTZ rs,offset</i> Branch to target address if register <i>rs</i> is less than zero. 
Branch on Greater than or Equal Zero	<i>BGEZ rs,offset</i> Branch to target address if register <i>rs</i> is greater than or equal to zero.
Branch on Less Than Zero And Link	<i>BLTZAL rs,offset</i> Place address of instruction following the delay slot in register <i>r31</i> (Link register). Branch to target address if register <i>rs</i> is less than zero.
Branch on Greater than or Equal Zero And Link	<i>BGEZAL rs,offset</i> Place address of instruction following the delay slot in register <i>r31</i> (Link register). Branch to target address if register <i>rs</i> is greater than or equal to zero.
Jump	Shift the 26-bit <i>target</i> address left two bits, combine with high order four bits of the PC, and jump to the address with a 1-instruction delay.
Jump And Link	<i>JAL target</i> Shift the 26-bit <i>target</i> address left two bits, combine with high order four bits of the PC, and jump to the address with a 1-instruction delay. Place the address of the instruction following the delay slot in <i>r31</i> (Link register).
Instruction	Format and Description
Jump Register	<i>JR rs</i> Jump to the address contained in register <i>rs</i> , with a 1-instruction delay. 
Jump And Link Register	<i>JALR rs, rd</i> Jump to the address contained in register <i>rs</i> , with a 1-instruction delay. Place the address of the instruction following the delay slot in register <i>rd</i> .